Design of Field-programmable Operational Transresistance Amplifier using Floating-gate MOSFETs

نویسندگان

  • Garima Kapur
  • Sajal Mittal
چکیده

We propose a comprehensive design procedure to design Field -programmable/Reconfigurable Analog Integrated CMOS circu its. Instead of repeatedly iterative simulation steps to achieve desired design specifications by fine tuning the W/L rat ios of the FETs, we use first order classroom equations to achieve central value o f desired specifications and then execute a customized fine tuning of specifications to the customers requirement with the help of Floating -gate Transistors FGMOS. To demonstrate the proposed design cycle, a modified h igh frequency/RF Operational Transresistance Amplifier (OTRA) CMOS circuit is designed where t ransresistance gain and input output low impedances are programmable, independently to desired values within a specific field range, usin g FGMOSs. In FGMOS the programmable charge at floating-gate using external voltages can results in threshold voltage field-programming, which in turn program the design (OTRA) specifications. With specific sizing and biasing condition, the transresistance can be programmed from 0.5kohm to 6kohm, input and output impedance from 600ohm to 10Kohm, while o ffset current can also be compensated independently using respective FGMOSs with 13-bit programming precision. However the final circu it, with four FGMOS occupies 75μm × 64μm ch ip area. The design also consumes less power, total power consumption is about 3.96mW and show good thermal stability as output voltage variation with temperature is about 25μV/°C.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

A Study of Two Stage Operational Transconductance Amplifier using Floating gate MOSFET

This paper presents a two stage operational transconductance amplifier realized using floating gate MOSFETs in differential inputs. A configuration of two stage operational transconductance amplifier using floating gate MOSFET for low power and low voltage applications is presented. Here we design a two stage operational transconductance amplifier using floating gate MOSFET in HSPICE 180nm CMOS...

متن کامل

International Journal of Advance Research and Innovation

Design of a programmable frequency oscillator design using field programmable, analog, CMOS current conveyor has been presented; further, a design methodology to introduce on-chip /field programmability into the second generation current controlled current conveyor circuit (CCCII) is explained. To make the CCCII CMOS design programmable, a floating-gate transistor synapse is introduced to repla...

متن کامل

Field Programmable Mixed-Signal Arrays (FPMA) Using Versatile Current/Voltage Conveyor Structures

Field Programmable Mixed-Signal Arrays (FPAA) designs are reviewed and standard building blocks described with respect to circuit parameters and design limitations. The second-generation current conveyor is introduced as an analog building block with properties similar to those of an operational amplifier, and which has the potential for high frequency operation. A current conveyor can be imple...

متن کامل

Signal Generator Based on Direct Digital Synthesis Techniques

This paper describes a design of signal generator based on direct digital synthesis technique (DDS). According to the basic principles of DDS using Matlab/DSP Builder establish DDS model, then compiling by the SignalCompiler tools and generating VHDL code. Finally download the relevant documents to the field programmable gate array (FPGA) chip EP2C5Q208C8N. EP2C5Q208C8N and digital-analog chip ...

متن کامل

Design and Implementation of Field Programmable Gate Array Based Baseband Processor for Passive Radio Frequency Identification Tag (TECHNICAL NOTE)

In this paper, an Ultra High Frequency (UHF) base band processor for a passive tag is presented. It proposes a Radio Frequency Identification (RFID) tag digital base band architecture which is compatible with the EPC C C2/ISO18000-6B protocol. Several design approaches such as clock gating technique, clock strobe design and clock management are used. In order to reduce the area Decimal Matrix C...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2013